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ABSTRACT

This thesis presents the optimization process of the close space sublimation (CSS)
technique to deposit zinc telluride (ZnTe) on thin-film cadmium telluride (CdTe) solar cells.
Previous research has demonstrated that creating a heavily doped ZnTe intermediate layer
between the absorber-CdTe and the back contacts produces low-resistive CdTe contacts that
overcome the Schottky barrier created at the interface of a metal and a semiconductor [11]. ZnTe
interlayer forms a tunnel barrier at the contact interface so the positive charges created at the pCdTe/n-cadmium sulfide (CdS) junction can be easily collected at the back contact maximizing
the current collection process. However, ZnTe contacting interlayer has to be deposited using
expensive equipment and complex process, limiting its implementation in mass-production CdTe
solar cells. In this thesis, it has been demonstrated that ZnTe can be deposited using the CSS
technique, which is the most common method to deposit CdTe in both research and industry. In
order to demonstrate the presence of ZnTe on top of CdTe photovoltaics, scanning electron
microscopy (SEM), energy dispersive x-ray Spectroscopy (EDS), and x-ray diffraction (XRD)
characterization techniques were used to study the morphology and composition of the deposited
film.
A requirement for this interlayer is that it has to be heavily doped. Therefore, the research
presented in this thesis also includes the optimization of two copper (Cu) doping techniques to
introduce impurities to the ZnTe layer in subsequent process and create the tunnel barrier at the
contact interface. Previous research on ZnTe deposition used a ZnTe source already doped with
Cu, limiting the optimization of the deposition parameters since Cu diffusion has to be controlled
by these parameters [13, 14]. Cu is the best material to dope the ZnTe intermediate layer because
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of its conductive properties and because it replaces Zn atoms in the compound without altering
the structure [13]. The first Cu doping technique involves an immersion process in a cupric
nitrate solution, proposed by a previous doping study that used ZnTe deposited on glass samples
[18]. However, the proposed technique had to be optimized to Cu dope ZnTe films deposited on
complete and functional CdTe solar cells. The alternative technique uses copper telluride
additives on conductive graphite paste to produce low-resistive back contacts and introduce Cu
atoms into the bulk of the ZnTe layer to create the tunnel barrier by annealing the solar cell. This
technique has been used in previous research to lower the back contact resistance [19]; however,
it has not been used as a doping technique for ZnTe interlayer. Therefore, this technique had to
be optimized to find the best copper telluride concentrations and the best annealing conditions to
dope the ZnTe interlayer with copper. The resulting technique provided low-resistive and
efficient back contacts that enhance the overall performance of the CdTe solar cells.
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CHAPTER 1: EVOLUTION OF SOLAR CELLS

1.1 Introduction
In this era of heavy pollution and global warming, solar energy is a viable alternative for
energy production because it is an emission-free way to produce electricity from sunlight. Solar
cells, or photovoltaics, are devices that convert the sun light into electrical energy that can be
used for different applications; from lighting a bulb in a rural area where power from the grid is
not available, to energize spacecrafts and satellites. However, the scientific community, and
human kind in general, is now looking at solar energy as an alternative to replace carbon-based
fuels due to the alarming increment in the planet temperature and the depletion of fossil energy
reserves [1]. Nevertheless, although important improvements have been made, the technology
and infrastructure to produce high-efficient and cost-effective solar cells still needs more
development before solar energy can replace carbon-based fuels, and this will only be achieved
with the collaboration of the research community, industry, and legislature.

1.2 History of the Solar Cell
The photovoltaic effect was discovered by Edmund Bequerel in 1839. He noticed that an
electrical current was being produced when light illuminated a platinum electrode coated with
silver immersed in electrolyte [2]. Almost forty years later, William Adams and Richard Day
discover the photoconductive properties of selenium when contacted with platinum creating the
first solid state solar cell in 1876. Subsequently, the photovoltaic effect was observed in different
materials, such as, copper and copper oxide structures, lead sulfide, and thallium sulfide. These
first solar cell devices where thin film Schottky barriers, which consisted in a semiconductor
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material contacted by a semitransparent metal layer that provided the required asymmetric
electronic junction to produce the photovoltaic effect. However, with the development of the
technology to produce good quality silicon wafers for new solid state electronics in the 1950s,
allowed the creation of crystalline silicon solar cells and a significant improvement was achieved
in the solar cells performance in converting solar energy into useful amounts of electrical current
[2]. The recently developed technology for silicon electronics, allowed the creation of p-n
junctions that have better rectifying properties than Schottky barriers and better photovoltaic
response. This discovery yielded to the creation of the first silicon solar cell in 1954 by Chapin,
Fuller, and Pearson and it was able to convert sunlight into electrical current with and efficiency
of 6% [2]. In the following years, different semiconductor materials were used to create p-n
junction solar cell devices, such as, cadmium sulfide, gallium arsenide, indium phosphide, and
cadmium telluride. Nevertheless, silicon still remains as the most used material to fabricate solar
cells because of the available technology that allow the production of high-efficient photovoltaic
devices at a reasonable cost.

1.3 Present and Future of the Solar Cell
The energetic crisis of the 1970s opened the eyes of human kind to the search of
alternative fuels and the scientific research and development of these alternative sources of
energy intensified. Solar energy reappeared as a possible way to limit the dependency in fossil
fuels and the research community focused in finding new materials that can produce cheaper
photovoltaic devices and improving of the solar cell efficiency. Different materials such as
polycrystalline silicon, amorphous silicon, and organic conductors were studied and multiple
thin-films structures were analyzed to capture more energy from the sun [2]. The public interest
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in solar energy gained more attention in 1990s due to the awareness of people in global pollution
and warming. By this time, the properties and science behind photovoltaics had been understood
and this yielded to the development of high-efficient solar cells, from 16 to 45%. In addition, in
the late 1990s, the growth of electrical markets and the decentralization of power sources yielded
to a reduction in cost. During this period, the photovoltaic production increased at a rate of 1525% per year [2].
Today, the primary applications for solar cells are to supply electrical energy where
conventional sources are more expensive, in remote areas where no energy sources are available,
and for low power electronics. In addition, all the satellites and spacecrafts in space are powered
by solar cells. There is still work to be done to optimize the performance and cost of photovoltaic
devices and this is being performed with the collaboration between the international scientific
community, industry, and government. In addition, implementation of solar panels in homes is
becoming a popular and effective way to take advantage of solar energy and governmental
incentives to users in European countries such as Germany are making solar energy more
accessible to the public in general.
Solar energy will became a more important source of electrical energy in the near future;
however, substantial research still needs to be conducted to obtain the maximum advantage from
solar energy. For instance, mitigate the photocurrent losses in the solar devices such as thin-film
CdTe photovoltaics to get the maximum possible efficiency. The improvements in solar cell
performance and cost reductions will yield to a deployment in photovoltaic applications and
users. Although solar cells might not completely replace fossil fuels, solar energy will provide a
significant amount of the energy needs and will help in the production of alternative energy
sources as a non-polluting fuel.
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CHAPTER 2: CADMIUM TELLURIDE SOLAR CELLS
AND MOTIVATION OF THIS THESIS

2.1 Potential of Cadmium Telluride Photovoltaics
Different materials are used to fabricate photovoltaics, but cadmium telluride (CdTe) has
gained the interest of the solar cell research community because it has a large absorption
coefficient (>104 cm-1) and near optimal band-gap of 1.45 eV [3, 4]. These characteristics give
the potential for high-efficiency modules with low-cost manufacturing processes. Although
steady improvement in CdTe solar cell conversion efficiency was achieved in the late 80’s and
early 90’s, advancement practically stalled in 1993 at approximately 16% as illustrated in Figure
1.

Figure 1. History of the CdTe solar cell conversion efficiency [5].

The highest reported efficiency in CdTe solar cells is 16.4%. This photovoltaic consisted
of a 1 cm2 cadmium sulfide/cadmium telluride device on glass fabricated by the US National
Renewable Energy Laboratories [2]. Nevertheless, the maximum theoretical efficiency of a CdTe
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solar cell is 29% [3, 4]. Therefore, the challenge now is to find and mitigate the loss mechanisms
that are preventing the CdTe solar cell to reach its maximum efficiency and improve the
production techniques to fabricate highly-efficient photovoltaics in mass production.

2.2 UTEP research on Cadmium Telluride Solar Cells
The Nano-Materials Integration Laboratory (NanoMIL) of The University of Texas at El
Paso (UTEP) is conducting research to enhance the performance of the CdTe solar cells. Figure 2
shows the basic design of the photovoltaic device been fabricated in the lab.
Back Contact
Cadmium Telluride (CdTe)

Front Contact

Cadmium Sulfide (CdS)

Indium Tin Oxide (ITO)
Glass Substrate

Figure 2. Basic design of a CdTe solar cell

The substrate for the photovoltaic is a corning glass coated with a conductive layer of
indium tin oxide (ITO) with a thickness of approximately 200 nm. Cadmium sulfide (CdS) is
deposited using a chemical bath deposition (CBD) technique and has a nominal thickness of 180
nm. The CdS layer constitutes the n-type material of the p-n junction. On the other hand, CdTe
constitutes the p-type material and its thickness was varied from 3 to 10 um. The CdTe layer is
deposited using the close space sublimation (CSS) technique. Glass, ITO, and CdS are large
bandgap layers (>2.4 eV) that allow most of the sunlight to reach the light-absorber CdTe layer.
5

The front contact provides electrical connectivity to the n-CdS thru the ITO layer and the
purpose of the back contact is to electrically connect the p-CdTe layer. The research of NanoMIL
consists in finding the optimum deposition parameters to obtain the best quality in the layers
with the optimum properties so the efficiency can be improved.

2.2.1 Cadmium Telluride Photodiode Arrays
There is now significant evidence that the random nature of polycrystalline CdTe is a
fundamental factor preventing technological improvement and scientific understanding [4] of
polycrystalline solar cells. In order to overcome losses associated with the large variation in size
and shape of the CdTe polycrystals in traditional thin-films, NanoMIL has developed a method
to create micro arrays of CdTe photodiodes having uniform size and shape. The CdTe
photodiodes are manufactured by implementing a silicon dioxide (SiO2) patterning layer on CdS
yielding windows of approximately 2 um where the CdTe is subsequently selectively-deposited
on the CdS through the SiO2 windows [5]. CdTe deposition selectivity is achieved by
maintaining the substrate temperature of 550 oC during the CSS deposition since the surface
mobility in SiO2 is much larger compared to CdS causing the atoms to nucleate preferentially on
CdS [6]. Figure 3 presents a schematic of a CdS surface patterned with the SiO2 layer, which is
created using a photolithographic process; and shows the resulting selective CdTe deposition.
(a)

SiO2
CdS

(b)

CdTe
Photodiodes
Figure 3. (a) CdS layer patterned with SiO2 mask and (b) selective deposition of
CdTe on CdS windows to form an array of photodiodes.
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Figure 4 shows a scanning electron microscope (SEM) image of an array of CdTe photodiodes
deposited on CdS thru the patterned windows in the SiO2 layer.

Figure 4. SEM top view of patterned CdTe photodiodes deposited on CdS windows [6].

As the result of patterning, an array of ordered photodiodes is created where the CdTe
grains are uniform in shape and size limiting the presence of electrical shorts in the device and
reducing recombination velocities due to unpassivated surfaces [5, 6]. Research to create
patterned CdTe micro arrays has been successful, however due to the lack of an efficient CdTe
electrical back-contact and the deficiency of technology to contact photodiodes individually, it
was very difficult to test the electrical characteristics of the photodiode arrays. This is the
motivation for this thesis: To create an efficient CdTe back-contact and to develop the
technology to contact the photodiodes individually.
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2.3 Problems Contacting Cadmium Telluride
The performance of thin film solar cells depends to a great extent on the formation of
ohmic contacts. However, since p-type CdTe has a relatively large work function, the use of a
metallic material for contacting forms a large Schottky barrier rather than an ohmic contact,
which limits the current flow from the semiconductor to the metal [7, 8].
The difference between an ohmic contact and a Schottky barrier is that an ohmic contact
has a linear relationship between the voltage and current; and a Schottky barrier is a rectifying
metal-semiconductor contact [9]. When a metal makes contact with a semiconductor material of
different work function, an electric potential difference builds up at the interface due to the
exchange of electrons from the material with smaller work function to the material with higher
work function [10]. The electric potential difference at the interface is known as the Schottky
barrier and reaches its maximum magnitude when the two Fermi levels align. The potential
difference behaves like a barrier for further electron exchange and it is equal to the magnitude of
the difference between the work functions of the two materials [10].

Figure 5. Schottky barrier formed at the semiconductor-metal interface.
Schottky barrier magnitude is equal to the built-in potential (Vbi).
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Figure 5 shows the energy band diagram of a metal-semiconductor junction where the magnitude
of the Schottky barrier is equal to the electric potential difference or built-in potential (Vbi),
which corresponds to the difference in work function of the metal and the semiconductor.
Ideally, heavily p-type doping the CdTe near the surface and then depositing a metal
layer should result in a low-resistance contact by creating a tunneling barrier. However, the
problem with this is that high densities of p-type dopants are not incorporated easily into CdTe
[11]. An alternative way to overcome the CdTe back-contact Schottky barrier is to deposit an
intermediate semiconductor layer, which can be heavily doped to create a tunnel barrier and
enhance the positive current flow from the CdTe to the back contact [11]. Different materials
have been studied to form this interlayer and zinc telluride (ZnTe) is a strong candidate due to its
physical and electrical properties.

2.4 Contribution of This Thesis
This thesis covers the optimization process to deposit ZnTe using the close space
sublimation (CSS) technique to create the back-contact for CdTe solar cells. Moreover, this
thesis also includes the research conducted to selectively deposit zinc telluride only on CdTe
photodiodes using CSS method. Furthermore, two Cu doping techniques were enhanced to
introduce high densities of impurities to the ZnTe film and overcome the limitation of the
Schottky barrier at the back-contact interface and maximize the current flow to the metal layer.
One doping method involves a cupric nitrate solution and the other uses cupper telluride mixed
with conductive graphite paste to introduce Cu atoms into the ZnTe layer. The advantages of
using ZnTe as the intermediate semiconductor between CdTe and the back contact in thin-film
solar cells are presented in the next chapter.

9

CHAPTER 3: ZINC TELLURIDE INTERLAYER

3.1 Zinc Telluride as an Interlayer to Create Low-Resistance Contacts
Two critical criteria for a good semiconductor interlayer between CdTe and the backcontact is to accept the flow of positive charges from the p-type CdTe absorber layer and then
pass them easily onto the back-contact. The first requirement means that the valence band (Ev) of
the interlayer semiconductor material should be equal, or very similar, to the CdTe valence band
[11]. ZnTe is the perfect semiconductor material to create the interlayer because it has a valence
band offset (∆Ev) of 0.1 ± 0.06 eV with respect to the CdTe [12]. This avoids losses in the flow
of positive charges, or holes, at the CdTe-ZnTe interface because there is no significant
discontinuity at the valence band.
The second criterion of allowing the holes to flow easily to the metal contact is achieved
by heavily doping the intermediate semiconductor layer to narrow the semiconductor depletion
width at the semiconductor-metal interface and allow tunneling of holes to the metal contact
[11]. The tunnel barrier created by heavily doping the interlayer mitigates the effect of the
Schottky barrier and enhances the transmission of holes to the metal contact, allowing it to
behave as an ohmic contact. Previous research has demonstrated that ZnTe can be heavily doped
up to 1018 cm-3 satisfying this requirement [12]. Different materials have been used to heavily
dope ZnTe such as antimony (Sb), lithium (Li), nitrogen (N), arsine (AsH3); however, copper
(Cu) is the most used material to introduce p-type impurities to the zinc telluride interlayer
because of its conductive properties and because it replaces Zn without disturbing the compound
structure (ZnTe:Cu) creating the required tunnel barrier at the ZnTe-metal junction [13].
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Therefore, a ZnTe interlayer will provide low resistance to the flow of positive charges to the
metal contact enhancing the overall performance of the CdTe solar cell.
Figure 6 presents the energy band diagrams of a CdTe-metal and CdTe-ZnTe-metal
junctions. The Schottky barrier interface is present at the CdTe-metal junction, which limits the
current flow from the absorber CdTe layer to the contact. On the other hand, the CdTe-ZnTemetal junction provides a smooth transition of holes from CdTe to ZnTe due to the small ∆Ev and
low resistance at the ZnTe-metal interface due to the tunnel barrier, which provides the CdTe
solar cell with an ohmic back-contact.

Figure 6. Energy band diagrams of a) CdTe-metal interface and b) CdTe-ZnTemetal interface [11]. Heavily-doped ZnTe layer produces a Tunnel barrier at the
metal contact interface rather than a Schottky barrier.

Additional information about zinc telluride is that it has a bulk lattice constant of 0.605
nm, which is about 6.6% smaller than CdTe lattice constant. This relatively large mismatch
accumulates strain energy at the interface when ZnTe is deposited on CdTe, producing misfit
dislocations in the epilayer. Nevertheless, the critical thickness of the ZnTe epilayer was
measured to be 1.6 nm, which means that the strain of the film begins to gradually decrease after
this thickness, and reaches complete relaxation after 30 nm [11].
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3.2 Zinc Telluride Deposition Techniques
The utilization of ZnTe as an interlayer to contact CdTe has been researched for about 20
years. In fact, the most efficient CdTe solar cells, including the 16.4% efficient CdTe cells
produced at the US National Renewable Energy Laboratory, were contacted using a ZnTe
interlayer doped with Cu. Different techniques have been used in previous studies to deposit the
ZnTe contacting interface on CdTe including molecular beam epitaxy (MBE) [11] and radiofrequency magnetron-sputtering [14], of which the latter is the most common technique.
RF sputtering is a deposition technique in which the target (source) is bombarded by
accelerated ionized atoms which then sputter the target material in all directions. Typical
pressures are in the 1 to 50 milli-Torr range. The sputtered material then deposits on a substrate
and creates a thin film. Radio-frequency (RF) magnetron sputtering is a more efficient form of
sputtering which employs a magnetic field applied at certain angles to increase significantly the
percentage of electrons that take part in the ionization of the argon atoms [15]. Deposition rates
achieved by RF magnetron sputtering are 10 to 100 times faster than conventional RF sputtering
[15]. However, this technique requires expensive equipment including high-vacuum cryogenic
systems and other sophisticated components, which might not be as expensive as the MBE
system, but still requires a large initial investment.
Furthermore, it is common practice to use a hot-pressed power mixture of ZnTe and
metallic Cu as a source material for the deposition of the ZnTe interlayer [14]. Since the
sputtering target must be prefabricated and the percentage of Cu in each target is fixed, it is
expensive and time consuming to experiment with varying the amount of Cu in the ZnTe. The
amount of Cu in the ZnTe is a crucial parameter that must be precisely and finely controlled.
Copper is a very fast diffuser and it is well known that it can diffuse even faster thru the
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polycrystalline grain boundaries reaching the CdTe/CdS interface and affects or destroys the
photovoltaic device [16]. Therefore, deposition temperatures and time must be managed very
carefully so a good quality ZnTe layer can be deposited and the Cu atoms can be confined in the
ZnTe interlayer. The fact that the target needs to be prefabricated practically limits the degree of
Cu variation.
The main CdTe deposition technique in both research and manufacturing is close space
sublimation (CSS), and the fact that a different method must be used to deposit the ZnTe
contacting interface slows the development and adds to cost of the ZnTe contacting technology.
To the Author’s knowledge, the CSS deposition of ZnTe onto CdTe has not been previously
reported presumably due to the relatively higher temperatures (>590 oC) needed to sublime ZnTe
compared to CdTe (~ 450 oC), which would cause the underlying CdTe film to evaporate.
However, the optimization of the CSS deposition technique to deposit ZnTe onto CdTe would
advance the manufacturing of highly-efficient thin-film CdTe solar cells by reducing the
production cost and enhancing the positive charge collection at the back contact.
CSS deposition would use inexpensive high-quality ZnTe powder as source material and
would require a subsequent Cu doping step, which would be independent of ZnTe deposition
parameters allowing a more controlled Cu diffusion. The research presented in this thesis
describes the process for finding the optimum deposition parameters to deposit a ZnTe layer onto
CdTe using the CSS technique and finding viable ways to introduce Cu impurities into ZnTe to
create low-resistance and stable back-contacts.
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CHAPTER 4: ZINC TELLURIDE DEPOSITED BY CLOSE SPACE SUBLIMATION

This chapter presents the experimental work conducted to deposit a zinc telluride layer on
glass/ITO/CdS/CdTe substrates using close space sublimation.

4.1 Close Space Sublimation (CSS)
Close space sublimation is a thin-film deposition technique widely used in the
manufacturing process of semiconductor devices, especially for solar cells. Various thin-film
layers can be deposited using the CSS technique including CdS, cadmium chloride (CdCl2),
CdTe; and now ZnTe. As it name implies, CSS consists in subliming (evaporating a solid
material with no intermediate liquid state) a source material by applying high temperatures
forcing the atoms to leave the surface and deposit on a substrate located a short distance away
(usually 1 mm). Figure 7 shows the configuration of the source and substrate in the CSS
deposition used to conduct the research in this thesis.
Substrate graphite crucible

Sample (glass/ITO/CdS/CdTe)
Glass spacers (1.1 mm thick)
Source graphite crucible
Source material (ZnTe powder)

Figure 7. Arrangement of source and substrate for a ZnTe CSS
deposition on a CdTe solar cell.
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Graphite blocks or crucibles are used to provide mechanical support and a uniform heat
distribution throughout the source material and the substrate. The substrate which consists of
glass/ITO/CdS/CdTe is separated from the source using corning glass sheets of 1.1 mm of
thickness. The substrate is positioned so that the sublimed ZnTe is deposited onto the CdTe. The
separation distance between source and substrate is easily adjusted by adding or removing glass
spacers. For instance, to get a separation distance of 3.3 mm, 3 glass sheets are used. This is a
very important parameter for the CSS deposition because the uniformity of the deposited
epilayer depends on it. The source material is usually in powder form and it is uniformly spread
in the graphite crucible (see appendix B).
Once the source and substrate are arranged in the proper configuration for deposition,
they are introduced in a quartz chamber where the ambient is purged and controlled and a
pressure of about 1 Torr is created as a preparation for deposition. Heat is provided by two
halogen lamps; one located above the substrate graphite crucible and the other located below the
source graphite holder. Figure 8 shows a schematic of the sample arrangement introduced in the
quartz vacuum chamber and how the lamps provide the heat to both source and substrate.
Substrate
temperature
sensor

Source
temperature
sensor

2 glass spacers of separation (2.2 mm)
Figure 8. Source and substrate arrangement in quartz vacuum chamber for CSS deposition
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The temperature is monitored using two k-type thermocouples inserted in each graphite block
and controlled using two Eurotherm temperature controllers by adjusting the power intensity to
each lamp. The source-to-substrate separation distance and both source and substrate
temperatures were the main parameters studied in this research to find the optimum conditions
for ZnTe deposition. However, before presenting the deposition experimental details, the
following section describes how the different layers of the samples were prepared.

4.2 Sample Preparation
The first step in the fabrication process is to clean the commercially obtained glass/ITO
substrates. This is followed by subsequent depositions of CdS and CdTe layers. The next step is
the deposition of ZnTe followed by the formation of the back-contact.
The cleaning of the sample consists of 5-minute ultra-sonic baths of acetone, methanol,
and de-ionized (DI) water. This process removes dust and organic particles that might be present
on the ITO surface, which can compromise the quality of the subsequently deposited layers if not
removed. After this set of baths is completed, the sample is dried using nitrogen. The ITO layer
is a transparent conductive layer that constitutes the front contact of the solar cell because it is in
contact with the n-type layer of the p-n junction. The sample is now ready for deposition of the
n-type CdS layer.
The CdS layer is deposited using a chemical bath deposition (CBD) technique. To deposit
CdS using this technique, an aqueous solution must be created using cadmium acetate
(Cd(CH3COO)2.2H2O), ammonium acetate (CH3COONH4), ammonium hydroxide (NH4OH),
and thiourea (CS(NH2)2). Once the solution is prepared, the sample is introduced in the solution
where the mixture of these compounds forms n-type CdS, which is deposited onto the ITO-
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coated glass substrate. The sample is maintained in this solution until a layer of approximately
120 nm of CdS is created. Thin CdS is a fairly transparent due to its relatively large band-gap of
2.4 eV, and this allows the efficient transmission of light to the absorber CdTe layer. After the
CdS, the sample is ready for CdTe deposition.
Several cleaning steps are implemented right before deposition of CdTe to achieve a high
quality and purity film. First the source material, which consists in 1-by-1 inch single crystal
(111) CdTe block, is cleaned using ultra-sonic bathes in acetone, methanol, and DI water to
remove dust and organic particles. Then the source is introduced in the CSS reactor and heated
until a temperature of 600 oC is reached in vacuum (~0.3 Torr) for 15 minutes to evaporate the
surface of the source and eliminate any inorganic material such as oxides that might be formed at
the surface due to ambient exposure. The substrate is then cleaned using the ultra-sonic bathes to
eliminate any contaminant that might be deposited on the surface of the CdS layer. Finally, the
cleaned glass/ITO/n-CdS sample is introduced to the CSS reaction in the arrangement described
in the previous section to begin the deposition of the p-CdTe layer. After a quartz chamber is
purged with ultra-high purity helium gas and the pressure is controlled to 2 Torr, the source
temperature is increased to 600 oC and the substrate temperate is raised to 500 oC. The deposition
of CdTe on the sample is achieved when the cadmium and tellurium atoms are evaporated from
the source due to the high temperature and are deposited in the CdS surface, which is also heated
but not as high as the source to give the atoms the required energy to move around the surface
and bond to form CdTe. The CSS deposition continues until a CdTe layer of approximately 5 um
is deposited on the sample.
The next step is the deposition of ZnTe. However, just before the ZnTe deposition, the
CdTe surface is chemically etched to remove any oxide that might be formed due exposure to
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air. A nitric-phosphoric (NP) etching solution is used in this process and it consists in a mixture
of 1 part of nitric acid (HNO3), 88 parts of phosphoric acid (H2PO4), and 35 parts of H2O. The
sample is immersed in the NP solution for 2 seconds, enough time to clean the CdTe surface
from any inorganic material. Immediately after, the sample is rinsed in DI water to stop the
etching effect of the acidic solution. After the sample has been etched, the CdTe surface becomes
hydrophobic, meaning that water does not stick any more to the surface, showing that it has been
cleaned of any surface oxide.
The sample is finally ready for the ZnTe deposition. The actively layers of the
photovoltaic device have been created and the only thing missing is the back-contact.

4.3 Zinc Telluride Sublimation on Cadmium Telluride
The purpose of the research for this thesis is to deposit a ZnTe interlayer between CdTe
and the back-contact using close space sublimation. It is in this section that the experimental
work conducted to find the optimum deposition parameters for the ZnTe CSS deposition is
presented, which constitutes the focus of this investigation.
The most critical parameter to consider during the ZnTe CSS deposition was the substrate
temperature. Close space sublimation experiments were conducted to find the temperature at
which CdTe starts to evaporate from the glass/ITO/CdS/CdTe samples. Plain corning glass
sheets were used as substrates and the samples with CdS and CdTe deposited on glass/ITO
substrates were used as the deposition source. Both source and substrates were arranged in the
CSS deposition configuration previously described, using a 1.1 mm of source-to-substrate
separation and a pressure of 1 Torr. The experiments consisted of increasing the source
temperature in steps of 10 oC starting from 400 oC, and observing the resulting CdTe deposition
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on the glass substrates. The results showed that source temperatures of 400, 410, 420, and 430 oC
were not high enough to cause significant sublimation of CdTe since the plain glass substrates
did not show any evidence of deposition. The first signs of sublimation were detected at a source
temperature of 440 oC showing very small areas (dots) where CdTe was deposited after 10
minutes. Moreover, significant material starts to evaporate at a temperature of 450 oC resulting in
a thin-uniform CdTe layer deposited in the glass substrate after 10 minutes. Therefore, it was
important for this research to maintain the glass/ITO/CdS/CdTe substrate temperature below
450oC during the sublimation process to ensure integrity of the CdTe layer.
Similarly, experimental work was conducted to find the minimum source temperature at
which ZnTe begins to sublime. ZnTe powder (99.998 % purity) was used as the source material
and plain glass sheets were used as substrates. The source and substrate were arranged in CSS
configuration using a 1.1 mm source-to-substrate separation and a pressure of 1 Torr was
maintained in the deposition chamber. The experiment consisted of increasing the temperature of
the ZnTe powder source from 450 oC to 650 oC in steps of 10 oC to identify the temperature at
which ZnTe starts to evaporate. The results of the experiment showed that it requires more
thermal energy to sublime ZnTe than CdTe. The first signs of ZnTe deposition on glass were
obtained at a source temperature of 590 oC and uniform depositions of ZnTe onto plain glass
substrates were observed at source temperatures of 600 oC and greater.
In summary, the glass/ITO/CdS/CdTe substrate temperature must be maintained at values
below 440 oC to guarantee the CdTe integrity while the temperature needed to evaporate the
ZnTe uniformly needs to be at least 600 oC. However, this presented a technical problem since
the largest temperature difference the CSS reactor could sustain at a 1.1 mm source-to-substrate
separation was approximately 90 oC. Due to the proximity of the source and the substrate in the
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CSS configuration, the maximum temperature difference (∆Tmax) between the source and the
substrate strongly depends on the separation distance, and at a separation of 1.1 mm, ∆Tmax is
90oC.
Moreover, as was mentioned in the previous chapter, the source-to-substrate separation
distance is directly related to the uniformity of the deposited layer. If the separation distance is
too large, the minimum temperature difference required to sublime ZnTe powder and maintain
the integrity of the CdTe layer might be met (≥150 oC), but the deposited ZnTe layer would be
non-uniform. Therefore, it is important to adjust the source and substrate temperature and their
separation distance so the integrity of the sample’s CdTe layer is maintained while a uniform
ZnTe deposition is achieved. To overcome the CSS reactor’s maximum temperature difference
(∆Tmax) limitation, an experiment was performed in which the separation was progressively
increased in multiples of 1.1 mm, representing the thickness of the glass spacers. The results of
this experiment are shown in Figure 9 which presents a graph showing the maximum
temperature difference (∆Tmax) between source and substrate as a function of separation distance.

Figure 9. Maximum temperature difference between source and substrate as a
function of their separation distance in CSS arrangement.
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Taking into consideration the information from the previous sections, experiments were
performed to find the optimal separation for the uniform deposition of ZnTe onto the
glass/ITO/CdS/CdTe substrates with minimal CdTe loss. In all the trials, the source temperature
was raised to 600 oC while the pressure was maintained at 1 Torr. In the first experiment the
separation was set to 2.2 mm. The results showed a complete evaporation loss of the CdTe layer
since the substrate temperature was 470 oC (above the critical value of 440 oC), yielding a ZnTe
deposition on glass/ITO/CdS just after 10 minutes of deposition in agreement with Figure 9.
Higher source temperatures would have produced exactly the same result so the trend of the
research was to maintain the source at 600 oC and increase the source-to-substrate separation
distance.
The next experimental condition was a source-to-substrate separation of 4 glass spacers,
equivalent to 4.4 mm. After increasing the source temperature to 600oC, the substrate
temperature was maintained at 400oC during the whole deposition time, again in agreement with
Figure 9. The results showed that although the CdTe thickness was not reduced, the ZnTe layer
was not uniform. Therefore, the subsequent experimental condition was to set the source-tosubstrate separation to 3.3 mm. However, note that the maximum temperature difference that can
be obtained using 3.3 mm of separation is 150 oC. This implies that increasing the source
temperature to 600 oC will result in a substrate temperature of 450 oC; 10 oC above the critical
temperature at which the CdTe starts to sublime. Nevertheless, uniform ZnTe depositions on
glass/ITO/CdS/CdTe were achieved using these conditions with minimal CdTe loss.
Figure 10 shows the measured ZnTe thicknesses after the CSS deposition as a function of
time. The result of these depositions are uniform ZnTe layers, which was expected from the
results obtained in ZnTe deposition experiments on glass at a source-to-substrate separation of
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3.3 mm. However, some CdTe material was evaporated during the ZnTe CSS depositions, which
would affect the overall performance of the solar cell since CdTe is the photon-absorber layer
and its thickness is directly related to the photovoltaic efficiency. One way to overcome this
issue is to deposit a thicker CdTe to compensate for the losses that will occur during the ZnTe
deposition. The CdTe evaporation during the ZnTe deposition was measured to be approximately
1 um for every micron of deposited ZnTe. Previous research showed that the optimum ZnTe
interlayer thickness is less than 1 um [14, 17] so CdTe should be over-deposited in direct
proportion to the ZnTe thickness to mitigate the problem of CdTe loss during ZnTe deposition.
The following section presents the analysis of the morphology and composition of the ZnTe
deposited on the glass/ITO/CdS/CdTe substrates.

Figure 10. Thicknesses of CSS-deposited ZnTe films on glass/ITO/CdS/CdTe
substrates using source temperature 600oC with a separation distance of 3.3 mm.
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4.4 Morphological and Compositional Analysis
Scanning electron microscopy (SEM), energy dispersive x-ray spectroscopy (EDS), and
x-ray diffraction (XRD) characterization techniques were employed to study the structural
properties of the ZnTe interlayer.

4.4.1 Scanning Electron Microscopy
High resolution images at very high magnifications can be achieved using scanning
electron microscopy. Therefore, morphological analyses of the ZnTe CSS depositions were
performed using an SEM in both planar and cross-sectional configurations. The accelerating
voltage was set to 20 keV and the magnification was varied from 700x to 70,000x to study the
crystallinity of the ZnTe.
Figure 11 c) presents a planar view of a sample showing both ZnTe and CdTe films.
Referring to the CSS configuration, the CdTe region corresponds to the area where the 1.1 mmthick spacers were placed and therefore masked the ZnTe deposition. In addition, Figures11 a)
and 11 b) show the granular structure of the ZnTe at 15kx and 70kx magnification, respectively.
It can be observed in Figure 11 b) how the ZnTe crystals begun to be formed onto CdTe grains at
the edge of the glass spacers. The average ZnTe grains size was measured to be approximately 2
um, which greatly depends on the size of the CdTe grains, also measured to be about 2 um.
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Figure 11. c) SEM top view of a 1.5 um ZnTe film deposited via CSS on glass/ITO/CdS/CdTe
substrate. ZnTe film edge is shown to demonstrate deposition on CdTe. Picture a) presents a
zoom-in on center of ZnTe layer and picture b) shows a zoom-in of the deposition interface where
ZnTe started to deposit on CdTe.

Figures 12 and 13 show SEM cross-sectional images of a glass/ITO/CdS/CdTe sample
before and after a 1.5-um deposition of ZnTe, respectively. In both images the glass substrate as
well as thin layers (100 nm) of ITO and CdS can be observed. Figure 12 shows that the CdTe
layer was 4.5 um thick before the deposition of the ZnTe. In contrast, Figure 13 shows that the
thickness was reduced to 3 µm after the ZnTe was deposited, indicating a loss of 1.5 µm of CdTe
as expected due to a substrate temperature of 450 oC during deposition of the ZnTe. However, as
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mentioned above, the loss in CdTe thickness during the ZnTe interlayer deposition can be
compensated by depositing a thicker CdTe layer than desired.
This set of SEM images demonstrates that ZnTe can be effectively deposited using the
close space sublimation technique. This represents a big improvement in the CdTe solar cell
manufacturing process because it allows the deposition of both ZnTe and CdTe using CSS. This
could have a great economical and technical advantage.

Figure 12. SEM cross-section picture of glass/ITO/CdS/CdTe substrate before ZnTe
deposition. Initial CdTe thickness was 4.5 um
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Figure 13. SEM cross-section picture of glass/ITO/CdS/CdTe substrate after deposition
of 1.5 um of ZnTe. CdTe thickness was reduced to 3 um after ZnTe was deposited.

4.4.2 Energy Dispersive X-Ray Spectroscopy
In addition to SEM, energy dispersive x-ray spectroscopy (EDS) was used to analyze the
ZnTe film deposited on CdTe. The principle of energy dispersive x-ray spectroscopy (EDS) is
similar to the SEM operation. In EDS, an x-ray beam scans the area of interest of the sample and
x-ray sensors located in the characterization system measure the dispersive energy of the beam.
Every element has a different response to the x-ray beam and it is recorded in a database. The
resulting measurement is compared against the system database to identify the materials that
constitute the sample.
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Figure 14 shows the EDS analysis of the sample presented in Figure 13 demonstrating a
strong presence of Cd and Te due to the CdTe layer as well as a strong presence of Zn because of
the existence of the ZnTe interlayer. In addition, aluminum is detected due to the sample holder
but sulfur is not detected because of CdS layer is so thin that its signal is within the noise level of
the EDS system.

Figure 14. Energy dispersive x-ray spectroscopy (EDS) analysis of sample presented on figure 13.
Graph is showing strong peaks at cadmium, zinc, and tellurium corresponding energies.
Aluminum is also shown in graph because it is present in the sample holder.

Moreover, the EDS system is capable of constructing an elemental map using the
collected data, correlating the detected elements to the location of the sample using a color
assignation scheme. Figure 15 shows the collected EDS measurements arranged in an elemental
map supporting the argument that ZnTe has been deposited on CdTe. Figure 13 is reproduce in
Figure 15 so that cadmium (green), tellurium (blue), and zinc (red) areas can be correlated to the
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layers presented in the SEM picture. The red color is detected in the upper section of the sample
correlating to the ZnTe interlayer deposited on CdTe. Cadmium, shown in green, is confined in
the center of the sample and corresponds to the location of the CdTe layer of the sample’s SEM
picture. Tellurium, illustrated in blue, is located in most of the sample but the bottom section
where the glass, ITO, and CdS layers are situated. If these three color maps are overlapped, Cd
and Te would intersect at the center of the image to form CdTe, above the glass/ITO/CdS
section; and Zn and Te would overlie in the top corroborating the ZnTe deposition on CdTe.

Figure 15. Elemental map of sample presented on figure 13 using EDS
technique. Zinc is shown on color red, cadmium on green, and tellurium on blue.

Finally, x-ray diffraction analysis was performed to conclusively demonstrate the
deposition of ZnTe using the CSS technique onto glass/ITO/CdS/CdTe substrates.
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4.4.3 X-Ray Diffraction
Lattice parameters and phase identification can be obtained by analyzing the constructive
and destructive interference of x-rays scattered from thin films [15]. XRD analysis was
conducted to confirm that ZnTe can be deposited on CdTe using the CSS technique. Phase
measurements were obtained to identify the compounds on a CdTe sample before and after the
CSS ZnTe deposition.
Figure 16 shows the x-ray diffraction analysis of the sample before and after the
deposition of ZnTe. The blue and red traces present XRD scattering data of the sample before
and after ZnTe deposition, respectively.

Figure 16. XRD analysis before and after the CSS deposition of ZnTe in glass/ITO/CdS/CdTe sample.
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It can be observed in Figure 16 that the peaks shown in the blue curve correspond to the
theoretical values expected in CdTe crystals with cubic atomic structure. After CSS deposition of
ZnTe, XRD analysis was repeated to identify the differences in the scatter plots. The resulting
measurements correlate to both CdTe and ZnTe theoretical values confirming that ZnTe with a
cubic atomic structure was deposited onto CdTe samples with CSS technique. The following
tables provide the theoretical information of both CdTe and ZnTe with cubic atomic structures.

Table 1. Cadmium telluride theoretical XRD information.

Comparing these two tables, some important similarities in atomic structure of both CdTe and
ZnTe can be observed. The lattice constant of CdTe is 6.4810 Ǻ and the ZnTe lattice constant is
6.1026 Ǻ. In addition, preferred crystalline orientation for both telluride compounds is (111),
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which can be observed in Figure 16 where the peaks with higher intensity are at the
corresponding diffraction angles for this orientation according to Tables 1 and 2.

Table 2. Zinc telluride theoretical XRD information.

XRD analysis results provide the definitive confirmation that ZnTe can be deposited on
CdTe solar cells using close space sublimation technique with minimal loss of CdTe. SEM, EDS,
and now XRD morphological and compositional analyses proved that in fact ZnTe crystals are
deposited on CdTe substrates.

4.5 Selective Deposition of Zinc Telluride on Cadmium Telluride
An important characteristic of the CSS ZnTe deposition on CdTe is that it can be used to
contact photodiodes individually in arrays developed by UTEP’s nanoMIL research group
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described in detail in Chapter 2. Fortuitously, the CSS ZnTe deposition is selective under the
deposition conditions used to obtain a uniform layer on a planar substrate. Selective deposition
means that the ZnTe deposits only on the 2-um CdTe photodiodes and not on the patterned SiO2
layer (see Figures 3 and 4). ZnTe selective deposition is achieved because the substrate
temperature is maintained below 550 oC. As explained in Chapter 2, the surface mobility of SiO2
is much larger than the mobility on CdS windows at low substrate temperatures causing the
CdTe nucleation on CdS areas. The same phenomenon occurs when ZnTe is deposited on CdTe
photodiodes, but now it is the CdTe surface mobility the one that is smaller than the SiO2 layer,
forcing ZnTe to nucleate only onto CdTe photodiodes.

Figure 17. SEM image of CdTe photodiodes after ZnTe selective CSS deposition.

Figure 17 shows an SEM image of an array of CdTe photodiodes after the selective ZnTe
deposition by close space sublimation. The conditions for the CSS deposition were the same as
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for planar ZnTe: source temperature of 600 oC, substrate temperature of 450 oC, separation
distance of 3.3 mm, and pressure of 1 Torr. EDS characterization technique was employed to
prove the presence of ZnTe with successful results. In addition, Figure 18 presents a higher
magnification image (25,000x) of a single CdTe photodiode.

Figure 18. SEM picture of a single CdTe photodiode covered by ZnTe crystals.
No ZnTe deposition on SiO2 patterning layer

One advantage or application of the selectively deposited ZnTe is to provide a method to
contact and characterize the electrical properties of single photodiodes and evaluate the
advantages of CdTe patterning. However, a photolithographic process is required to create 2-um
feature size metal contacts and micro-scale probe equipment to physically contact the
photodiodes individually.
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ZnTe deposition on CdTe substrates using CSS method is a novel achievement. To the
Author’s knowledge, no previous research has been published demonstrating this kind of
deposition. The most similar work consisted of depositing ZnTe on plain glass substrates using
CSS to study its properties [18]. The results presented in this chapter have demonstrated that
ZnTe can be successfully deposited on glass/ITO/CdS/CdTe substrates using CSS method giving
ZnTe interlayer contacting technique a substantial impulse to mass production implementation.
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CHAPTER 5: COPPER DOPING OF ZINC TELLURIDE USING CUPRIC NITRATE

A requirement for the ZnTe contacting interlayer is that it must be heavily doped to
create a tunnel barrier at the back-contact to optimize the current flow [11]. Cu is a good material
to heavily dope the zinc telluride layer (ZnTe:Cu) but since it diffuses very fast, it is not easy to
contain Cu atoms inside the ZnTe film. Therefore, it is important to develop highly controlled
doping techniques in order to not destroy the n-CdS/p-CdTe solar cell. Previous research work
developed a doping technique that utilizes a cupric nitrate solution to introduce Cu impurities
into ZnTe films deposited on plain glass substrates using the CSS method [18]. Nevertheless,
initial experiments showed that the proposed doping procedure yielded to the creation of
electrical shorts that destroyed the CdTe solar cells because Cu atoms diffused throughout the
different layers of the device. The doping procedure presented in this thesis was optimized to
contain Cu atoms within the ZnTe layer and produce efficient back-contacts for CdTe solar cells.

5.1 Cupric Nitrate Solution Doping Technique
A review of the literature shows that copper doping of ZnTe can be achieved by
immersing the ZnTe sample into a cupric nitrate, or copper II nitrate (Cu(NO3)2), solution
prepared by dissolving 0.4 grams of this compound into 1000 milliliters of DI water [18]. The
solution is heated to 80 ± 2 degrees Celsius to accelerate the chemical reaction that yields to the
liberation of Cu atoms from the cupric nitrate compound. Copper atoms begin to deposit on the
surface of the ZnTe film as the immersion time increases. Subsequently, the sample is annealed
for 60 minutes at 400 oC to diffuse Cu atoms throughout the ZnTe film and reduce the layer
resistance. Figure 19 presents the ZnTe resistance measurements obtained by Maqsood, et al,
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after immersing glass/ZnTe samples into the Cu(NO3)2 solution for different periods of time and
after annealing each sample for 60 minutes at 400 oC [18].

Figure 19. Maqsood et. al. research results showing how the resistivity of CSSdeposited ZnTe layer on glass is decreased as the immersion time in cupric
nitrate solution increases, raising also the Cu ratio (at. %) of the ZnTe layer [18].

As it can be appreciated in Figure 19, the resistivity of the ZnTe layer is significantly decreased
after 40 minutes of immersion in the cupric nitrate solution. Initial ZnTe resistivity was
measured to be greater than 106 Ω*cm and it was reduce to less than 0.1 Ω*cm. In addition, the
Cu atomic ratio in the ZnTe film reached 7% after 40 minutes, according to Figure 19.
In conclusion, this Cu doping technique was able to produce low-resistive and heavilydoped ZnTe layers on plain glass substrates. However, these results might vary when employing
this method to dope ZnTe layers deposited on complete CdTe solar cells. Therefore, the
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objective of this research was to evaluate this Cu doping technique to produce efficient ZnTebased back-contacts for CdTe solar cells.

5.2 Cu doping of ZnTe on glass/ITO/CdS/CdTe using a Cupric Nitrate method
This section presents the development of a process using a Cu(NO3)2 solution to dope
the ZnTe interlayer and complete the back-contact of CdTe solar cells. This study focused on
immersion time and the annealing process to determine their effect on creating low-resistance
ZnTe layers deposited on CdTe. Moreover, the effects of Cu diffusion on the different layers of
the solar cell were analyzed. The following section describes the fabrication process of the
samples used to conduct the required experimental work.

5.2.1 Sample Preparation and Characterization
The samples used in these experiments have characteristics similar to substrates
described in Section 4.2. However, the samples for this study have a ZnTe layer. The starting
substrate was commercially obtained corning glass coated with ITO, a 120-nm CdS layer is
deposited using CBD technique and a 5-um CdTe absorber layer is deposited using the CSS
method. The CdTe surface of the prepared samples was subsequently etched using an NP acidic
solution to prepare them for the zinc telluride deposition. Finally, a 0.5-um of ZnTe was
deposited using CSS method (see appendix B). The optimum thickness of the ZnTe interlayer
was found to be 0.5 um by previous research conducted at NREL, where zinc telluride films
doped with Cu were deposited using r.f. magnetron sputtering [17]. Therefore, ZnTe films
deposited by CSS technique were grown to 0.5 microns.
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Samples were used to test different immersion times and Cu annealing parameters to evaluate
and optimize the Cu(NO3)2 doping technique. The objective was to create low-resistance
ZnTe:Cu-based contacts and control Cu diffusion in the various layers of the device.
Importantly, the back-contact must also have an electrode layer to electrically characterize the
samples and measure the contact performance. Therefore in order to create the complete stack of
layers for the contact, commercially obtained graphite paste (Aquadag E) was applied to the
ZnTe:Cu surface by brushing to produce 0.2 cm2 contacts, and this was followed by coating the
graphite layer with silver paint to provide additional physical protection and lower contact
resistance to the graphite. Finally, electrical characterization of the CdTe-based solar cells was
performed using current density vs. voltage graphs (J-V plots). Appendix A provides a detailed
description on how the J-V graphs are constructed and how they are used to analyze the backcontact performance and the overall solar cell functionality.

5.2.2 Immersion Time Limitation
The first parameter to consider in the Cu(NO3)2 doping technique is the immersion time.
The most important consideration during the immersion of the samples was the integrity of the
glass/ITO/CdS/CdTe/ZnTe layers in the aqueous solution. According to Figure 19, the best
results are obtained after 40 minutes of immersion; however, it was observed that the edges of
the CdTe and CdS layers started to dissolve after 10 minutes of immersion in the Cu(NO3)2/H2O
solution. Therefore, the time should have been restricted to 10 minutes, which according the
graph shown in figure 19, would limit the Cu doping of the ZnTe layer to an atomic ratio of 5%.
As a consequence, the ZnTe resistivity can only be decreased to approximately 1 Ω-cm,
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according to the results presented on Figure 19; however, this still would represent a significant
reduction to the ZnTe film resistance.

5.2.3 Evaluation of Proposed Copper Annealing Process
The next factor to consider was the Cu annealing process. Previous work showed that a
subsequent annealing step to the immersion process reduces ZnTe layer resistivity by diffusing
Cu atoms throughout the film. However, the Cu annealing process proposed by Maqsood [18] of
heating to 400 oC for 60 minutes produced electrical shorts that destroyed the CdTe solar cell due
to over diffusion of Cu atoms. The resulting J-V curve, presented in Figure 20, showed a resistor
(linear) behavior rather than a p-n diode (rectifying curve); demonstrating that this annealing
process provided excessive heat to the Cu atoms (which are known to be fast diffusers) and were
diffused across the different layers of the device creating electrical shorts from the ZnTe
interlayer to the front contact. These results suggested that decreasing the annealing parameters
was required to yield to a more controlled Cu diffusion process.
Additional experiments were performed using lower annealing temperatures and time
periods to evaluate if the Cu diffusion can be predominantly contained to the ZnTe layer. The
first experiment consisted in decreasing the annealing time to 30 minutes, and the resulting J-V
curve showed a poor rectifying curve, which proved that the Cu(NO3)2 doping technique can be
optimized to produce efficient ZnTe:Cu-based contacts for CdTe solar cells. A subsequent
experiment was conducted but now reducing the annealing temperature to 300 oC while keeping
the annealing time to 30 minutes. The results showed a better rectifying J-V curve but still with
significant contact, or series, resistance (Rseries); meaning that the Cu atoms did not destroyed
the n-CdS/p-CdTe interface but could not be contained at the bulk of the ZnTe layer. An
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additional experiment was conducted but now decreasing the annealing temperature to 260 oC
and maintaining the annealing time at 30 minutes. As a result, a much better diode J-V curve was
obtained. This result implies that more Cu atoms are kept inside the ZnTe interlayer, which is
translated to a less-resistive back-contact and a better performance of the photovoltaic device.
Figure 20 summarizes the resulting J-V curves for these initial experiments.
Although the optimum annealing process was not found with these experiments, the J-V
analysis of these four samples demonstrate that the 400 oC annealing for 60 minutes diffuses Cu
atoms thru all layers and that it can be controlled by reducing the temperature and/or time.

Figure 20. J-V analysis of 4 different glass/ITO/CdS/CdTe/ZnTe:Cu/Graphite samples
annealed at 4 different temperatures and times to study the Cu diffusion process.
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5.2.4 Finding the Optimum Copper Annealing Process
The results from the previous section showed that the Cu(NO3)2 doping technique can
produce efficient ZnTe:Cu interlayers and low-resistive back-contacts for CdTe solar cells by
adjusting the Cu annealing parameters; however the annealing process was not optimized.
Therefore, additional experimental work was conducted to find the best temperature and time for
the Cu annealing procedure.
Four different samples were used in the previous experiments to study the Cu annealing
process, and the variations observed at the four J-V curves presented in Figure 20 are due to the
changes in temperature and/or time of the Cu annealing process, but also due the differences that
might be present from sample to sample. Therefore, subsequent experiments utilize only one
sample to study the effects in the J-V curves due to changes in the Cu annealing process. These
experiments were achieved by fixing the annealing temperature to certain value and annealing
the sample under study in small time steps. The resulting J-V curve was measured after each
time step to find the optimum annealing time period for the fixed temperature.
The first experiment consisted in setting the annealing temperature to 350 oC and
annealing a single sample from 5 to 30 minutes in steps of 5 minutes to find the optimum
annealing time. The obtained J-V curves from the glass/ITO/CdS/CdTe/ZnTe:Cu/graphite
sample are presented on Figure 21. As a result, the optimum Cu annealing time for 350 oC was
found to be 15 minutes; time at which the lower series resistance was obtained. The series
resistance started to decrease as the annealing time increased from 5 to 15 minutes due to the Cu
atoms diffusing from the surface to the bulk of the ZnTe, doping the layer and creating a tunnel
barrier for positive charges at the ZnTe/back-contact interface. However, as the optimum
annealing time was being surpassed, the Cu atoms that doped the ZnTe interlayer begun to
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diffuse away from the film into the different layers of the solar cell, un-doping the contacting
interface and increasing the series resistance.

Figure 21. J-V plots of glass/ITO/CdS/CdTe/ZnTe:Cu/graphite sample annealed
at 350 oC for different periods of time.

In contrast, current leakage became an issue as soon as the annealing time exceeded the
5-minute time period. Significant amounts of Cu atoms begun to diffuse from the ZnTe:Cu
interlayer creating free current paths from back to front contacts, bridging the n-CdS/p-CdTe
junction. This argument is supported by the changes in parallel, or shunt, resistance (Rshunt),
observed in the J-V curves presented on previous graph. In addition, Figures 22 a) and b) present
the resulting series and shunt resistances of the tested device as a function of Cu annealing time.
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Figure 22. a) Resulting series resistance measured using the slope of J-V curves presented on
figure 21 from 1 to 1.5 V at the different annealing times and b) measured shunt resistance
obtained with the slope of the J-V curves form -1.5 to -1 V at the different annealing times.

For a temperature of 350 oC, the optimum annealing time was found to be 15 minutes,
time at which the contact resistance reached its minimum value of 13.4 Ω*cm2, according to the
graph presented on Figure 22 a). However, the Cu atoms could not be contained inside the ZnTe
layer and begun to create electrical shorts across the device as the Cu annealing time surpassed
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the 5 minute time period, according to the parallel resistance measurements presented in Figure
22 b). The effect of Cu diffusion on shunt resistance indicates that that annealing temperature of
350 oC is still too high and it is producing electric shorts that are affecting the performance of the
CdTe solar cell. Therefore, the experiment was repeated but now with a fixed Cu annealing
temperature of 300 oC and a time variation form 10 to 30 minutes. The resulting J-V curves are
shown in the next graph.

Figure 23. J-V plots of glass/ITO/CdS/CdTe/ZnTe:Cu/graphite sample annealed
at 300 oC for different periods of time.

The CdTe solar cell was annealed at a temperature of 300 oC for different periods of time
to find the optimum annealing time to produce the lowest series resistance. As it can be noticed
in Figure 23, the slope of the J-V curves is decreasing as the annealing time increases, indicating
that the shunt resistance is being reduced due to the migration of Cu atoms away from the ZnTe
layer. Nevertheless, after annealing the sample for 25 minutes, the lowest series resistance was
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achieved and it was measured to be 14.83 Ω*cm2. As the annealing time increases from 10 to 25
minutes, the Cu atoms on the surface of the ZnTe film diffuse and dope the interlayer.
Subsequent annealing time forces the Cu atoms to continue diffusing thru the different layers of
the device increasing the series resistance. The following graphs present the measured series and
shunt resistance response as a function of Cu annealing time.

Figure 24. a) Resulting series resistance measured using the slope of J-V curves presented of
figure 23 from 1 to 1.5 V at the different annealing times and b) measured shunt resistance
obtained with the slope of the J-V curves form -1.5 to -1 V at the different annealing times.
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Although an optimum series resistance was obtained, the resulting shunt resistance variations
presented in Figure 24 b) suggests that the temperature of 300oC is still too high to maintain the
Cu atoms inside the ZnTe interlayer. However, the changes in parallel resistance were not as
significant as the ones observed at 350 oC.
Therefore, the experiment was repeated, but now setting the annealing temperature at 260
o

C since this temperature produced the best J-V curve in Figure 20. For this study, the annealing

time was varied from 30 to 60 minutes to find the optimum annealing process. The resulting J-V
curves, measured after every annealing time step, are shown in the following graph.

Figure 25. J-V plots of glass/ITO/CdS/CdTe/ZnTe:Cu/graphite sample annealed
at 350 oC for different periods of time.

Similarly to previous experiments, the changes noticed on J-V curves in Figure 25 are only due
to the annealing time variation since the same sample was used for all Cu annealing times and
the temperature was fixed during the whole experiment, in this case to 260 oC. The first thing to
46

observe is that there are no significant differences between the J-V curves at negative voltages.
This implies that the shunt resistance, associated with electric shorts in the device, is not
significantly affected by the Cu annealing process. This occurs because the speed of the Cu
diffusion process is significantly reduced by decreasing the annealing temperature to 260 oC,
keeping the Cu atoms contained in the ZnTe layer and yielding a more controlled diffusion
process. In addition, it can be noticed in Figure 25 that the series resistance reaches its minimum
value of 8.9 Ω*cm2 after an annealing time of 40 minutes. Additional time increased the series
resistance as the Cu atoms diffuse away from the ZnTe layer to the CdTe film; but not across the
various layers of the solar cell. Figure 26 show the resulting series and shunt resistances after
each annealing step. Notice that the shunt resistance change is insignificant in relationship to the
changes observed in the previous experiments.

Figure 26 a). Resulting series resistance measured using the slope of J-V curves presented in
figure 25 from 1 to 1.5 V at the different annealing times.
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Figure 26 b). Resulting shunt resistance measured using the slope of J-V curves presented in
figure 25 from -1 to -1.5 V at the different annealing times.

The series resistance could not be reduced to less than 8.9 Ω*cm2 ; however, the main
limiting factor is now the front contact resistance. The resistance of the ITO layer was measured
to be about 5.5 Ω*cm2 so the effective back-contact resistance can be determined to be
approximately 3.5 Ω*cm2. However, the CdTe contact resistance could not be decreased any
more due to the immersion limitations of the sample, which limited the Cu atomic ratio in the
ZnTe:Cu layer to less than 5%, according to results shown in Figure 19.
In conclusion, the optimum Cu diffusion conditions were found to be 260 oC for 40
minutes to dope the 0.5-um ZnTe interlayer using the Cu(NO3)2 doping technique. Moreover, it
can be determined that the temperature controls how fast the Cu atoms diffuse thru the different
layers of the CdTe solar cell so the time must be adjusted to limit the diffusion to the ZnTe film.
Moreover, it is easier to control the diffusion process at lower temperatures and minimize the
effects of Cu on the shunt resistance.
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CHAPTER 6: COPPER DOPING OF ZINC TELLURIDE
USING COPPER TELLURIDE

Good results were obtained with the cupric nitrate doping technique; however, the backcontact resistance could not be decreased lower than 3.5 Ω*cm2. Therefore, an alternative
technique was studied to introduce Cu atoms to obtain the best possible performance of the backcontact out of the CSS-deposited ZnTe interlayer. Researchers have used copper telluride
(Cu1.4Te) powder additives in the graphite paste to introduce Cu impurities in CdTe [19] solar
cells but not in the ZnTe interlayer. Therefore in this thesis, research was conducted to develop a
method to heavily dope the ZnTe film deposited by CSS on glass/ITO/CdS/CdTe samples using
copper telluride. The goal was to create a ZnTe:Cu interlayer and produce low-resistive back
contacts for the solar cells.

6.1 Copper Telluride Technique to Contact Cadmium Telluride
Copper telluride (Cu2Te) is a good source of Cu for CdTe solar cells since it is a telluride
compound and does not introduce additional materials that might alter the performance of the
device beside copper. Malleability properties of Cu metal prevent the creation of powder in a
cost-effective way; in contrast, copper telluride can easily be converted into fine powder that can
be added to the conductive graphite paste and lower the contact resistance. Furthermore, the
process of introducing Cu atoms into CdTe solar cells using this technique is very simple.
Graphite paste with copper telluride additives is directly applied to the CdTe surface to create the
back-contact and then the sample is annealed to activate the contact [19]. However, this author
did not find previous work that uses this technique to dope ZnTe with Cu so the first objective
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was to conduct a set of experiments to find the optimum Cu2Te concentration in graphite paste
and the optimum annealing process to produce low-resistive back-contacts. The next subsection
describes the preparation process of the samples used in the study.

6.1.1 Sample Preparation and Characterization
The samples used in these experiments were prepared with characteristics similar
to substrates described in section 4.2. The starting substrate was commercially obtained corning
glass coated with ITO and the 120-nm CdS layer was deposited using CBD technique. However,
the CdTe thickness was increased to 8 um to enhance the photon absorption properties of the
solar cell.
The samples were subsequently cleaned in NP etching solution to prepare them for the
creation of the back contacts. Commercially obtained graphite paste (Aquadag E) with different
Cu2Te (99.998%) additives was applied the CdTe surface by brushing to create 0.2 cm2 back
contacts to find the optimum copper telluride concentration. The samples were then annealed to
activate the back-contacts. Finally, the graphite contacts were coated with silver paint to provide
additional physical protection.
Once the back-contacts of the CdTe solar cells were completed, electrical
characterization of the devices was done using current density vs. voltage graphs (J-V plots) to
evaluate the performance of the back contacts. Appendix A provides a detailed description on
how the J-V graphs are constructed and how are they used to analyze the overall performance of
the photovoltaic devices.
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6.1.2 Optimum Copper Telluride Concentration
To evaluate the back-contact response to different copper telluride concentrations, four
graphite pastes with different Cu2Te quantities were prepared and used to create back-contacts.
The following table shows the different concentrations used in this experiments.
Table 3. Copper telluride concentrations in graphite paste

Each graphite paste was applied to a different CdTe sample, which were characterized to
measure their contact resistance. The following graph presents the resulting series resistance of
each CdTe solar cell.

Figure 27. Measured series resistance as a function of copper telluride concentration in graphite paste.
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Figure 27 shows how the series resistance decreases as the Cu2Te concentration increases.
However, notice that the curve reached an steady-state as the copper telluride concentration
increased from 0.2 to 0.4 grams so the series resistance could not be reduced to less than 6.8
Ω*cm2. The residual resistance is attributed to the front contact since the resistance of the ITO
film was measured to be approximately 5.5 Ω*cm2. Therefore, it indicated that the back contact
resistance is approximately 1 Ω*cm2.
In addition, since the performance of the photovoltaic devices is directly related to the
functionality of the back contact [17], increments in conversion energy were obtained as the
resistivity of the back-contact decreases due to the increments in Cu2Te concentration. The next
graph plots the solar energy conversion efficiency of the solar cells as a function of Cu2Te
concentration in the graphite paste contacts.

Figure 28. Measured solar cell efficiency as a function of copper telluride
concentration in graphite paste.
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In conclusion, 0.4 grams of copper telluride concentration in the graphite paste produced the best
results in back-contact resistance (~1 Ω*cm2). However, this result was also achieved using 0.2
grams of copper telluride in 0.28 grams of graphite; therefore, a ratio of 1-to-1 was set as the
optimum Cu2Te/graphite doses, to minimize the Cu amounts in the device and ensure long-term
stability of the CdTe solar cell. DI water is added at discretion to obtain the desired viscosity.

6.1.3 Optimum Copper Telluride/Graphite Annealing
In order to activate the back-contact, the sample must be annealed [19]. However, the
optimum annealing parameters remained unknown. In order to find the best annealing
conditions, the four glass/ITO/CdS/CdTe samples used to find the optimum Cu2Te dose were
annealed at 260 oC since this was the optimum temperature for Cu doping technique presented in
chapter 5. The time was varied from 5 to 30 minutes to find the optimum annealing time and the
resulting efficiencies are presented on the following graph.

Figure 29. Solar cell efficiency as a function of annealing time

53

Each color line represents the efficiency trend of a single sample as the annealing time increased
from 5 to 30 minutes. Surprisingly, the best performance was obtained at the minimum annealing
time for all four solar cells. The explanation for these results is that Cu atoms from Cu2Te are
immediately in contact with the CdTe layer so Cu atoms started to diffuse immediately into the
bulk of the CdTe film and to the p-n junction as the sample is annealed, decreasing the overall
performance of the solar cell. This is why the best efficiencies were obtained at the minimum
annealing since the back contacts had received the needed heat treatment to become active and
Cu atoms had not diffuse far away from the CdTe/contact interface.
In conclusion, the best annealing parameters to activate the graphite/Cu2Te back-contacts
and decrease the series resistance were found to be a temperature of 260 oC and an annealing
time of 5 minutes.

6.2 Copper Telluride Technique to Dope ZnTe and Contact CdTe
This section presents the results of the experiments conducted to optimize the
graphite/Cu2Te technique to dope the ZnTe interlayer with Cu and provide a low-resistive and
efficient back contact that enhances the overall performance of the solar cell.

6.2.1 Sample Preparation and Characterization
The samples used in these experiments have characteristics similar to those described in
section 4.2. The starting substrate is commercially obtained corning glass coated with ITO, the
120-nm CdS layer is deposited using CBD technique, and the absorber layer is deposited using
CSS method. The thickness of the CdTe layer was increased to 8 um to enhance the photocurrent
produced by the thin-film solar cell.
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The samples were then cleaned using an NP etching solution to prepare them for the
creation of the back contacts. Subsequently, a 0.5-um layer of ZnTe was deposited using close
space sublimation technique. In order to create the back-contact, a conductive graphite (0.5
g)/Cu2Te (0.5g)/DI water (0.5 ml) paste was created and applied at the ZnTe surface by brushing
to create 0.2 cm2 contacts. The contacts were then coated with silver paint to provide additional
physical protection. Finally, the back contacts were annealed for different periods of time to
identify the optimum annealing parameters. Once the back contacts of the CdTe solar cells were
completed, electrical characterization of the devices was performed using current density vs.
voltage graphs (J-V plots) to evaluate the performance of the back-contacts.

6.2.2 Optimum Copper Telluride/Graphite Annealing to Dope Zinc Telluride
Since the optimum graphite paste and copper telluride concentrations have already been
found, the only thing missing is the annealing parameters to activate the contact and heavily dope
the interlayer. This section presents the experiment work conducted to find the best annealing
process to create the ZnTe:Cu contacting interlayer between CdTe and the Cu2Te/graphite
contact.
The goal was to diffuse Cu atoms throughout the ZnTe film to meet the heavily doped
requirement of the contacting interlayer by optimizing the annealing process. Similarly to
previous experiments, a single sample was used and the temperature value was fixed so the
resulting variations on the J-V curves were only due to back-contact annealing time. The
annealing temperature was reduced from 260 to 200 oC so a more controlled Cu diffusion
process could be achieved. The annealing time was varied from 5 to 65 minutes in 5-minute
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steps to study the changes in the J-V due to the heat treatment. Figure 30 presents the changes in
the J-V plots as a function of annealing time.

Figure 30. J-V curves of glass/ITO/CdS/CdTe/ZnTe:Cu/Graphite sample after Cu annealing

As it can be appreciated in this graph, the most significant improvement was the
increment in the collected current by the back-contact. The short circuit current density (Jsc)
increases as the annealing time reaches an optimum time of 55 minutes. This is due to the
increment in Cu doping of the ZnTe layer, which is creating a more efficient tunnel barrier as the
annealing time increases, maximizing the current collection at the CdTe back-contact. The
results obtained from this experiment demonstrate that a CSS deposited ZnTe layer can be
heavily doped with Cu using the Cu2Te powder in the graphite paste. Figure 31 presents Jsc as a
function of annealing time.
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Figure 31. Short-circuit current of sample presented on figure 30 vs. annealing time.

The short-circuit current density increases with annealing from 16 up to a maximum of 24.5
mA/cm2 after 55 minutes of annealing. Further annealing causes a reduction in current. The
reason for this phenomenon is that the Cu atoms are migrating away from the ZnTe interlayer
into the CdTe layer increasing the resistance of the ZnTe:Cu interlayer and at the same time
increasing the doping of the CdTe and CdS layers.

Figure 32. Series resistance of sample with ZnTe:Cu interlayer as a function of Cu annealing time
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Series resistance was also strongly influenced by the annealing process. Figure 32
presents the resulting trend of the series resistance as a function of annealing time. The series
resistance changes dramatically with annealing time. Without heat-treatment the series resistance
is 129 Ω*cm2 but rapidly drops to 8 Ω*cm2 after 5 minutes of annealing. This supports the
theory of the contact activation. Additional annealing time continued reducing the series
resistance reaching a minimum value after 25 minutes. Although both the Jsc and the solar cell
efficiency continued increasing from 25 to 65 minutes of annealing, the measured resistance was
maintained between 6.5 and 6 Ω*cm2. Similarly with previous Cu doping experiments, the
limiting factor was the ITO film resistance rather than the CdTe back-contact resistivity. The
front-contact resistance was measured to be approximately 5.5 Ω*cm2, which means that the
back-contact resistance is less than 1 Ω*cm2.
As a consequence of improvements in Jsc and series resistance, the conversion efficiency
of the CdTe solar cell also was enhanced. Figure 33 presents the increments in the measured
efficiency as a function of Cu annealing time.

Figure 33. Efficiency of sample presented on figure 30 vs. annealing time.
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Notice the similarity between the efficiency and the short-circuit current, which shows
that there is a strong correlation the parameters. Initial efficiency of the solar cell was 3.5%, and
this was before any annealing was conducted. Only after 5 minutes of annealing at 200 oC, the
efficiency jumped to 6.2% due to the Cu2Te/graphite back-contact activation. In contrast to the
results obtained when using Cu2Te/graphite contacting paste on CdTe samples (see Figure 29),
the efficiency continued increasing as the Cu annealing time increased. This is because Cu atoms
begun to dope the ZnTe interlayer creating a less-resistive contact and enhancing the
photocurrent collection at the back-contact without altering the properties of the p-CdTe/n-CdS
junction. The maximum efficiency was measured to be 9.13%, and it was obtained after
annealing the CdTe solar cell for 55 minutes. Subsequent annealing time resulted in a decrease in
the solar cell efficiency, as shown in Figure 33. Additional annealing forced the copper atoms to
start migrating away from the ZnTe interlayer increasing its resistance, which can be translated
into less current collection at the back-contact and less efficiency.

Figure 34. Open-circuit voltage of sample with ZnTe:Cu interlayer as a
function of Cu annealing time
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In addition the open-circuit voltage was also improved as the annealing process reached
the optimum point; however, this improvement was not as significant as the increments in
current collection. Figure 34 presents the measured Voc values during the 65-minute annealing
process. The initial Voc measurement was 702 mV and it increased to 728 mV after 60 minutes of
annealing. Additional heat treatment forced the Voc to decrease. Similarly to efficiency and shortcircuit current, observed Voc changes were produced as a consequence of the changes in the ZnTe
doping.
In conclusion, the optimum annealing conditions to activate the contact and dope the
ZnTe layer were found to be 200 oC for 55 minutes. In contrast to the results obtained in the
Cu2Te/graphite contacts on CdTe, the required annealing process do not cause Cu atoms to
immediately affect the properties of the CdTe layer and the characteristics of the solar cell since
Cu concentration is highest in the ZnTe layer, which enhances the performance of the solar.

6.2.3 Evaluation of Copper-Doped Zinc Telluride Contacting Interlayer
The effect of the ZnTe:Cu interlayer is evaluated by comparing the performance of solar
cells with and without the interlayer. Both samples had similar CdS and CdTe layers so the
resulting differences can be attributed predominantly to the interlayer. The sample without the
interlayer was annealed at 260 oC for 5 minutes to activate the CdTe contact. The sample with
the interlayer was annealed at 200 oC for 55 minutes to activate the back-contact and to diffuse
Cu atoms to the bulk of the ZnTe layer to heavily dope it. These two sets of annealing conditions
produced optimum conversion efficiency for each type of solar cell. The resulting J-V graphs are
shown in Figure 35 and clearly demonstrate the interlayer produced a solar cell with higher
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conversion efficiency mainly through a 37% larger current density (24.5 mA/cm2 compared to
17.8 mA/cm2). Table 4 lists device parameters of each cell.

Figure 35. Comparison between the J-V curves of a CdTe sample contacted using the Cu2Te/graphite
paste and another sample with a ZnTe:Cu interlayer contacted also with the Cu2Te/graphite paste.

Although the collected current density was significantly different, it speculated that the
photocurrent generation was similar in both cells since the CdTe and CdS layers were produced
using identical conditions: The only difference was the interlayer. The difference in the collect
current density is therefore attributed to differences in the effectiveness of the two back-contacts.
Due to higher Cu incorporation in ZnTe, a superior tunneling barrier is produced with the
interlayer compared to the CdTe. It is well known the p-type doping of CdTe is difficult. The
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superior tunneling barrier allows for efficient collection of the photogenerated carriers. The
following table presents a comparison between the properties of both CdTe solar cells shown in
Figure 35.
Table 4. Performance comparison between CdTe samples contacted with and
without ZnTe:Cu interlayer.

The increment in short-circuit current density is a very significant improvement. The
highest Jsc achieved in a CdTe solar cell is 25.86 mA/cm2, which in comparison with the shortcircuit current density of the CdS/CdTe/ZnTe:Cu solar cell shown in Figure 35, it is only 1.36
mA/cm2 higher. However, improvements in open-circuit voltage and fill factor are still required
before the efficiency of the device can be compared to the most efficient CdTe solar cell,
produced at the U.S. National Renewable Energy Laboratories (NREL), in April 2001. The
following table presents a comparison of the main solar cell parameters between the efficiency
world record CdTe solar cell and the device produced by this research.
Table 5. Performance comparison between efficiency world-record CdTe solar
cell and the CdS/CdTe/ZnTe:Cu device produced by this research.
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In addition, the following graph shows the J-V curves of both CdTe solar cells.
Contacting the CdTe solar cell using a ZnTe:Cu interlayer, maximized the current collection at
the back-contact, resulting in a Jsc measurement that almost matched the current produced by the
NREL’s efficiency world-record CdTe solar cell. The challenge now will be to improve the
design and the quality of the different layers of the device, in order to obtain higher Voc and fill
factor measurements to increase the efficiency of the solar cell and compete with the best
research centers of the world.

Figure 36. J-V curves of NREL’s efficiency world-record CdTe solar cell and UTEP’s
CdS/CdTe/ZnTe:Cu/Contact device

The performance of the CdTe solar cell was significantly improved as the ZnTe:Cu
interlayer was incorporated in the device design, as demonstrated in the previous graph.
However, now an important concern will be the long term stability of the solar cell since Cu has
been introduced in the sample. Cu is known as a very fast diffuser elements and it will continue
diffusing as the CdTe solar cell is exposed to the weather circumstances. In normal operation
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conditions, the temperature of the CdTe solar cell will be increased, depending on the ambient
temperature, up to 50 oC, proving enough energy to keep the Cu atoms diffusing until significant
electrical short-circuit paths have been created, destroying the solar cell. Therefore, in order to
calculate the long term stability of the CdTe/ZnTe:Cu solar cell fabricated, the Cu diffusion data
presented on Chapters 5 and 6 was used to construct the following graphs. Figure 37 presents the
Cu diffusion rate obtained estimating its diffusion thickness as a function of annealing
temperature and time, according to the series resistance measurements obtained from the J-V
curves of the devices shown on Chapters 5 and 6. This is possible since all constructed devices
had a 0.5-um ZnTe layer and because the observed changes in Rseries were due to Cu diffusion.

Figure 37. Estimated Cu diffusion obtained using series resistance measurements of previous
devices presented on Chapters 5 and 6.

Once the Cu diffusion rate as a function of temperature had been estimated, these values
were used to construct the following graph in order to calculate the estimated the long term
stability of the CdTe/ZnTe:Cu solar cell.
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Figure 38. Cu diffusion rate plotted as a function of temperature.

Using the estimated Cu diffusion equation obtained from the data shown on Figure 38,
the Cu diffusion rate at a temperature of 50 oC was calculated to be approximately 0.5 nm per
minute, which yields to 306 hours of operation at this temperature with no significant shortcircuit paths creation. However, this temperature is hard to be reached during most time of the
year. But it is important to not minimize the effect of Cu diffusion in the long-term stability of
the CdTe solar cell because at a year average temperature of 20 oC, the operation of the device
would be limited to only 1.2 years, according to the estimation obtained in Figure 38.
A possible solution to this inconvenience would be to find a different p-type dopant for
ZnTe, which would effectively reduce the Schottky barrier at the back-contact interface and not
diffuse as fast as Cu.
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CHAPTER 7: CONCLUSIONS

7.1 Zinc Telluride deposition on Cadmium Telluride using Close Space Sublimation
The main and novel achievement of this research was the deposition of zinc telluride on
cadmium telluride samples using close space sublimation technique. To the Author’s knowledge,
there is no previous published study that had accomplished this goal. CdTe solar cell scientific
community has not reported on using the CSS method to deposit ZnTe presumably because the
temperatures required to sublime ZnTe (> 600 oC) results in the complete sublimation loss of
CdTe under typical CSS source-to-substrate separation (~1 mm). However, the results presented
in this thesis demonstrate that the CSS deposition parameters can be adjusted to deposit a ZnTe
layer on top of a functional CdTe solar cell. The optimum CSS parameters were found to be a
source temperature of 600 oC, a substrate temperature of 450 oC, a chamber pressure of 1 Torr of
helium, and a source-to-substrate separation distance of 3.3 mm.
Although some CdTe substrate material sublimed during the deposition, it is not
significant in comparison to the CdTe thickness. The evaporation of CdTe from the substrate was
measured to be equal to the thickness of the deposited ZnTe film. Nevertheless, since the
optimum thickness of the ZnTe layer to form an efficient contacting interlayer between CdTe
and the back contact is 0.5 um, the evaporated CdTe material will be approximately 1 µm.
However, in order to surpass this issue, a 0.5-µm thicker CdTe might be deposited taking under
consideration the evaporation that would occur during the ZnTe deposition.
The fact that ZnTe can now be deposited on CdTe substrates gives a very significant
motivation to the industry implementation of the ZnTe contacting interlayer technique since it
can now be deposited using the CSS technique. Previously, ZnTe had been deposited using very
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expensive techniques such as molecular beam epitaxy or radio-frequency magnetron sputtering,
adding cost and complexity to the ZnTe interlayer implementation. However, now that ZnTe can
be deposited on CSS, mass-production CdTe solar cells can improve their performance in a
simple and cheap way by using the ZnTe contacting interlayer as part of the device design.

7.2 Zinc Telluride doping with Copper to create Cadmium Telluride Contacts
The ZnTe interlayer must be heavily doped to produce an ohmic back contact and
enhance the performance of the CdTe solar cells. This research optimized two viable ways to
introduce Cu atoms in the back contact, to produce low-resistive contacts and a very controlled
manner.
The first technique was proposed by a previous research [18], which consisted in using
cupric nitrate solution to dope with Cu a ZnTe layer deposited on glass. However, the suggested
subsequent annealing of 400 oC for 60 minutes was too high for complete CdTe solar cells,
diffusing Cu atoms thru the different layers of the device creating electrical shorts from back to
front contacts that destroyed the solar cell. After adjusting the temperature and time of the heat
treatment, the optimum annealing conditions were found to be 260 oC for 40 minutes. Functional
CdTe solar cells were produced after Cu doping the ZnTe interlayer. Although the series
resistance could not be decreased to less than 1 Ω*cm2, the back-contact resistance was
decreased to 3.5 Ω*cm2. This was due to the limitations of the glass/ITO/CdS/CdTe/ZnTe
samples during the immersion process in the cupric nitrate solution. Therefore, an alternative
technique was developed.
Copper telluride had been used in past studies to produce low-resistive graphite pastes to
create the back contacts for CdTe solar cells [19]. However, this technique had not been used to
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dope ZnTe to produce a contacting interlayer. The experimental work included in this thesis
demonstrates that conductive graphite paste with copper telluride powder can be used to produce
low-resistive back contacts and heavily dope the ZnTe layer to produce an ohmic contact at the
ZnTe/back-contact interface to enhance the current collection process and the overall
performance of the CdTe solar cells. The series resistance of the produced contacts was
measured to be 6.5 Ω*cm2; however, it could not be decrease more due to the resistance of the
ITO (front contact) layer, which was measured to be approximately 5.5 Ω*cm2. Therefore, this
implies that the back contact resistance is only about 1 Ω*cm2. These results were achieved after
annealing the copper telluride/graphite paste back contacts at 200 oC for 55 minutes.
These Cu doping techniques were successfully optimized to produce an efficient and lowresistive ZnTe:Cu interlayer, which overcomes the Schottky barrier limitation at the back-contact
interface. In conclusion, it was demonstrated on this thesis that CdTe solar cell performance is
significantly improved by adding a ZnTe:Cu interlayer between the back contact and the
cadmium telluride layer.
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APPENDIX A: CURRENT VS. VOLTAGE ANALYSIS FOR SOLAR CELLS

Appendix A provides a description of how the different parameters of the solar cell can
be calculated measuring and plotting the produced/consumed current of the photovoltaic at
different voltage values. The first section presents an electrical model of a solar cell to study and
characterize the device.

Solar Cell Model
A realistic electric model for a solar cell is presented in the following circuit [20]. The
circuit model is composed by a current source (Ip), which models to the photocurrent produced
by the solar cell. The diode represents the p-CdTe/n-CdS junction of the photovoltaic device.
The generated current Ip is reduced as it travels to the elements of the presented circuit before it
can be collected at the contacts A and B. Therefore the more efficient the circuit elements, the
higher the amount of current produced by the solar cell.

Figure 39. Solar cell circuit model

The shunt resistance is in parallel with the diode. Ideally, the Rshunt value should be
infinite so no photocurrent is shorted out traveling across it; however, in real conditions this is
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not achievable. Due to the polycrystalline characteristics of the CdTe and CdS layers, some
contacting material is filtered thru the p-n junction materials creating parasitic paths that reduce
the photocurrent produced by the device. Therefore, it is important to maintain the shunt
resistance has high as possible in order to minimize the current losses due to this issue. An
advantage of using photodiodes arrays is that this effect is mitigated maximizing the
performance of the solar cell since CdTe grain boundaries are well defined by the insulating SiO2
patterning layer.
Series resistance is associated to the resistance added to the circuit due to the resistivity
properties of the contacts. Ideally, Rseries should be equal to zero so no current is lost at this
point; however, any material used to form the front and back contacts will have certain amount
of resistance that will be added to the circuit model. Therefore, it is important to maintain the
series resistance as low as possible. Currently, the solar cell research has been able to reduce the
series resistance to approximately 1 Ω*cm2, mitigating significantly the losses due to contacting
resistance.
The open-circuit voltage (Voc) corresponds to the solar cell voltage drop across the front
and back contacts needed to set to zero the photocurrent production. Beyond this voltage value,
the solar cell starts to consume instead of produce electrical current since. This occurs because
the p-n junction is turned on (active mode) and consumes the produced photocurrent. This is an
important parameter to calculate the efficiency of the photovoltaic device.
The short-circuit current density (Jsc) is equal to the amount of photocurrent per unit are
that reaches the contacts after traveling across the circuit elements with no applied voltage. In
other words, this is the effective photocurrent that can be collected using the solar cell. This is
also an important parameter to characterize the overall performance of the solar cell.
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Current Density vs. Voltage Plots
The current-density vs. voltage (J-V) graphs are constructed by sweeping voltage values
form usually -2 to 2 V and recording the resulting current density at every voltage step. A
rectifying-like curve is created with the collected data since the solar cell is basically a p-n diode.
An example of a J-V curve is shown in the following figure.

Figure 40. J-V curve analysis for solar cells.

The graph presented above is very similar to the one observed in the characterization of a
rectifying diode; however the J-V curve of a solar cell is shifted-down in the current density axis
due to the produced photocurrent. The negative current density values indicate that current is
being generated. Notice then that the device starts consuming current for voltage values greater
than the open-circuit voltage. The next subsections describe how to obtain the solar cell
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information out of the J-V curve and characterize the overall performance of the photovoltaic
device.

Short-Circuit Current
Short-circuit current (Jsc) value can be obtained from the J-V curve. It is the equal to the
current value which corresponds to no voltage applied. In other words it is equal to the
intersection of the J-V curve with the y-axis. By definition, Jsc is the photocurrent produced by
the solar cell that can be collected at the contacts.

Open-Circuit Voltage
The open-circuit voltage (Voc) can be obtained from the data presented in the J-V plot. It
is equal to the voltage value at which the current is no longer produced but consumed. Therefore,
it can be found at the intersection of the J-V curve with the x-axis. By definition, Voc is the
voltage drop that must occur from front to back contacts to turn on the p-n junction and
equilibrate the photocurrent production by the current consumption of the circuit elements.

Fill Factor
Fill factor is a measure of the quality of the solar cell. It measures how squared is the area
formed by the x axis, the y axis, and the J-V curve. Fill factor is a percentage indicator of the
quality of the p-CdTe/n-CdS junction and the resistance of the solar cell. An ideal solar cell
would have a fill factor of 100% indicating that the maximum voltage point (Vmp) is equal to the
Voc and that the maximum current density point (Jmp) is equal to the Jsc. Vmp is the voltage
value, which in combination with the Jmp current value produces the maximum power output of
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the solar cell. The following equations describe how the maximum power output and the fill
factor are calculated.

In addition, fill factor is a required parameter to calculate the performance of the solar cell.

Efficiency
The solar cell’s energy conversion efficiency (η) is a percentage value that represents
how efficiently the sunlight energy is converted into electrical current. The following equation is
used to calculate the energy conversion efficiency of solar cells.

The maximum power is the calculated multiplying the maximum voltage point times the
maximum current density point. E corresponds to the input light irradiance (W/cm2) and A is the
area of the back contact of the solar cell under study (cm2). In laboratory conditions, the light
irradiance is produced by a solar simulator with a 1.5 air mass spectrum filter to produce a light
beam very similar to the sunlight that reaches the earth’s surface in a sunny day.

Series Resistance
The series resistance can be found using the J-V curve data. Rseries is equivalent to the
inverse of the slope of the segment of the J-V curve at voltages greater than 1 V. Its units are
Ω*cm2 since the y-axis is current density in Amps per cm2. Rseries is directly related to the
performance of the solar cells since a high series resistance would significantly reduce the Jsc
value.
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Shunt Resistance
Shunt resistance is asociated to the current losses due to parasitic paths that affect the
current amount that reaches the contacts. It can be found using the portion of the J-V curve for
voltages smaller than -1 V. Rshunt is equal to the inverse of the slope of this segment of the
curve. Its units are also Ω*cm2 since the x-axis represent voltage in Volts and the y-axis is
current density in Amps per cm2.
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APPENDIX B: ZINC TELLURIDE DEPOSITION PROCEDURE

This appendix provides a step-by-step guidance to deposit ZnTe using close space
sublimation technique.

Substrate Preparation
As it was described in the section 4.2, the starting substrates are glass/ITO/CdS/CdTe
solar cells. Previous to the deposition, the CdTe substrate is chemically etched using a NP
etching solution, which is prepared by mixing 1 part of nitric acid, 80 parts of phosphoric acid,
and 35 parts of DI water. This process removes any inorganic (oxide) particles and/or layer that
might be formed at the CdTe surface due to air exposure. An indicator that the sample has been
successfully cleaned is that the CdTe surface becomes hydrophobic, meaning that water does not
stick to the surface of the sample. Once the sample is cleaned, it is ready for the deposition.

Source Preparation
The source preparation is a very critical parameter in the CSS deposition of ZnTe on
CdTe. Bad preparation of the source would yield to a non-uniform layer or in the worst case, no
deposition at all. The following pictures show how the sample must be prepared. ZnTe pellets
must be smashed into powder. 1 gram of ZnTe powder is then put into source graphite block.
Then, the ZnTe powder is smoothly pressed against the surface of the graphite block to form a
thin and uniform film of ZnTe powder. This is the most critical part of the deposition because if
the powder is not pressed, no deposition would be obtained. In addition, if the powder is pressed
too hard, a non-uniform deposition would be achieved.
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Figure 41. ZnTe source preparation
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Zinc Telluride Close Space Sublimation Deposition
Once both source and substrate are ready for the deposition, they are arranged in CSS
configuration with a source-to-substrate separation distance of 3.3 mm (equivalent to 2 glass
spacers plus the thickness of the indentation of the source graphite block). The recipe is saved in
the CSS II reactor computer in the researcher’s data/Luis directory and it is called “0.5 um ZnTe
deposition on CdTe”. The next table presents the parameters of the CSS deposition of half
micron of zinc telluride on cadmium telluride.
Table 6. CSS recipe to deposit 0.5 um of ZnTe on CdTe

Time of step 4 should be adjusted so the source temperature of 600 oC is reached just
before starting step 5, which is the actual ZnTe deposition time. Step 6 provides an extra 10
minutes of heat-treatment to anneal the just deposited ZnTe layer. Notice that the temperature of
the substrate was set to 400 oC, but the temperature readings would increase up to 415 oC.
However the actual temperature at the surface of the sample should lay between 440 and 450 oC
since some CdTe material would be sublimed from the sample during the ZnTe deposition. This
uncertainty in the substrate temperature occurred because at 600 oC, the main supply of heat for
80

the substrate is the heat transferred from the source graphite block to the sample, rather than the
top halogen lamp; therefore, the substrate thermocouple measurements are smaller than the
actual sample temperature since it is separated a greater distance from the source block than the
sample itself.
Finally, after the ZnTe film has been deposited on CdTe samples, the only missing step is
to create the back contacts and anneal the sample to dope the ZnTe interlayer. A copper telluride
(0.5 grams)/graphite (0.5 grams)/DI water (0.5 ml) conductive paste is made to create 0.2 cm2
back contacts at the surface of the ZnTe interlayer. Subsequently the sample is annealed at 200oC
for 55 minutes to activate the back contacts and heavily dope with Cu the ZnTe layer, to enhance
the current collection at the contacts and improve the performance of the solar cell.
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